Results (
English) 3:
[Copy]Copied!
The performance of the reduced instruction set processor is typically 2 - 4 times the processor CISC because of the simple script.The reason for building less space is reduced by the chip instruction set, which allows all functions such as the learning performance to take the unit or the management unit, the memory on the same chip.The cost of each chip is to reduce the use of the chip architecture, including the small parts of the menu to add wafer silicon.
Being translated, please wait..
